OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk] - Rev 19

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 Step one in fixing soft link poblems. The following files were soft links,
and not brought into the svn repository properly. They'll be replaced in the
next update with their full sources.		 dgisselq 3184d 17h /xulalx25soc/trunk
18 Got the bitfile back up to speed at 80 MHz. dgisselq 3188d 08h /xulalx25soc/trunk
17 Some basic updates, to include adding in a missing file (zipstate). Most of
these updates include making sure that the XuLA2 device can be accessed via
the USB. (Prior versions accessed the FPGA via serial port or network ...)		 dgisselq 3188d 08h /xulalx25soc/trunk
16 Updates to allow a test of the ICAP configuration interface. dgisselq 3188d 08h /xulalx25soc/trunk
15 WORKING VERSION! ... or, at least the memory test works. dgisselq 3190d 04h /xulalx25soc/trunk
14 Quick bug fix. dgisselq 3190d 04h /xulalx25soc/trunk
13 This version is now working. (It probably would've worked before, but
everything is now working.)		 dgisselq 3190d 04h /xulalx25soc/trunk
12 Modified to match the settings I'm now using within ISE. dgisselq 3190d 06h /xulalx25soc/trunk
11 Getting software up and running on the board for the first time. (Not there
yet, but I think these items have now proven themselves.)		 dgisselq 3190d 06h /xulalx25soc/trunk
10 Changed the name of the memtest.s file. dgisselq 3190d 06h /xulalx25soc/trunk
9 Bug fixes, optimizations, etc. as part of building for an actual hardware
implementation. Most notably, the speed was lowered from 80MHz down to
76 MHz.		 dgisselq 3190d 06h /xulalx25soc/trunk
8 Added an interface description to the comments at the top of the file. dgisselq 3192d 16h /xulalx25soc/trunk
7 Mostly minor changes. Fixed the legal copyright statement in the UART files,
adjusted some comments, and made sure that the zipdbg program contained all
the latest features from our Vault.		 dgisselq 3192d 17h /xulalx25soc/trunk
6 Initial file load, likely to be buggy, but the initial load nonetheless. dgisselq 3193d 02h /xulalx25soc/trunk
5 Initial software version, in support of the project. At this point, they are
provided with no guarantees that they work. (They did use to work--on an older
build, but I haven't been able to verify that they work with this newer build
yet.)		 dgisselq 3193d 03h /xulalx25soc/trunk
4 Here's an initial, albeit incomplete, build. dgisselq 3193d 03h /xulalx25soc/trunk
3 dgisselq 3193d 03h /xulalx25soc/trunk
2 A very first, albeit incomplete, build. dgisselq 3193d 03h /xulalx25soc/trunk
1 The project and the structure was created root 3193d 04h /xulalx25soc/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.