OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1022

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 8032d 11h /
1021 *** empty log message *** rherveille 8036d 14h /
1020 Fixed several bugs
Working version, tested on Bender hardware
rherveille 8036d 14h /
1019 fixed some bugs detected by Bender hardware rherveille 8036d 14h /
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 8036d 20h /
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 8036d 21h /
1016 64 bytes is the smallest packet size. simons 8037d 13h /
1015 Host type was not recognized. simons 8037d 23h /
1014 added _JBLEN definition for or1k ivang 8038d 12h /
1013 ORP architecture supported. simons 8038d 15h /
1012 This commit was manufactured by cvs2svn to create tag 'rel_4'. 8039d 08h /
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 8039d 08h /
1010 Import ivang 8043d 11h /
1009 Import ivang 8043d 11h /
1008 Import ivang 8043d 12h /
1007 Import ivang 8043d 12h /
1006 Import ivang 8043d 12h /
1005 Import ivang 8043d 12h /
1004 Now every ramdisk image should have init program. simons 8043d 20h /
1003 cuc temporary files are deleted upon exiting markom 8043d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.