OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] - Rev 92

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 Added responder to top level, beginning of support for ihex load ghutchis 5419d 20h /
91 Preliminary support for SystemC/Verilator environment ghutchis 5419d 22h /
90 Fixed syntax errors in core preventing Verilator from compiling.
Added new capability to register generator to make registers which
latch on an external event. Removed spurious copyright notice.
ghutchis 5419d 22h /
89 RTL and environment fixes for nmi bug ghutchis 5440d 01h /
88 Fixed bug introduced by conversion of mcycle to one-hot FSM ghutchis 5441d 16h /
87 Added additional ifdef signals to remove unneede R (refresh) register ghutchis 5457d 00h /
86 Added old uploaded documents to new repository. root 5680d 06h /
85 Added old uploaded documents to new repository. root 5680d 12h /
84 New directory structure. root 5680d 12h /
83 Some fixes from Guy-- replace case with casex. hharte 5753d 18h /
82 Clean up spacing hharte 5763d 14h /
81 Initial version of TV80 Wishbone Wrapper hharte 5763d 14h /
80 Misc. code clean-up on mcode to make code smaller and (hopefully)
more readable.
ghutchis 6863d 02h /
79 Added JR self-checking test ghutchis 6863d 02h /
78 Hajime Ishitani pointed out missing invert on cs_n signal ghutchis 6906d 04h /
77 Added back files lost after server crash ghutchis 6937d 22h /
76 This commit was manufactured by cvs2svn to create tag 'rel_1_0'. 7017d 04h /
75 Modified environment I/O so multicycle wr_n signals are only seen as
a single write.
ghutchis 7017d 04h /
74 Changed default for T2Write to be 1, to match expected behavior for
most users.
ghutchis 7017d 05h /
73 Added RC4 encrypt/decrypt test ghutchis 7029d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.