OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_12/] [bench/] [verilog/] - Rev 31

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 Wishbone interface added. mohor 7899d 05h /can/tags/rel_12/bench/verilog/
29 Overload fixed. Hard synchronization also enabled at the last bit of
interframe.
mohor 7900d 11h /can/tags/rel_12/bench/verilog/
28 Bosch license warning added. Error counters finished. Overload frames
still need to be fixed.
mohor 7901d 03h /can/tags/rel_12/bench/verilog/
26 Backup. mohor 7905d 12h /can/tags/rel_12/bench/verilog/
25 *** empty log message *** mohor 7905d 15h /can/tags/rel_12/bench/verilog/
24 backup. mohor 7910d 04h /can/tags/rel_12/bench/verilog/
22 Form error supported. When receiving messages, last bit of the end-of-frame
does not generate form error. Receiver goes to the idle mode one bit sooner.
(CAN specification ver 2.0, part B, page 57).
mohor 7924d 16h /can/tags/rel_12/bench/verilog/
20 CRC checking fixed (when bitstuff occurs at the end of a CRC sequence). mohor 7925d 08h /can/tags/rel_12/bench/verilog/
19 RX state machine fixed to receive "remote request" frames correctly. No data bytes are written to fifo when such frames are received. mohor 7925d 15h /can/tags/rel_12/bench/verilog/
18 When a frame with "remote request" is received, no data is stored to fifo, just the frame information (identifier, ...). Data length that is stored is the received data length and not the actual data length that is stored to fifo. mohor 7925d 16h /can/tags/rel_12/bench/verilog/
17 Addresses corrected to decimal values (previously hex). mohor 7926d 12h /can/tags/rel_12/bench/verilog/
16 rx_fifo is now working. mohor 7926d 17h /can/tags/rel_12/bench/verilog/
15 Temporary version (backup). mohor 7930d 12h /can/tags/rel_12/bench/verilog/
14 rx fifo added. Not 100 % verified, yet. mohor 7931d 08h /can/tags/rel_12/bench/verilog/
13 Temporary files (backup). mohor 7931d 15h /can/tags/rel_12/bench/verilog/
11 Acceptance filter added. mohor 7933d 03h /can/tags/rel_12/bench/verilog/
10 Backup version. mohor 7944d 01h /can/tags/rel_12/bench/verilog/
9 Header changed, testbench improved to send a frame (crc still missing). mohor 7945d 05h /can/tags/rel_12/bench/verilog/
8 Testbench define file added. Clock divider register added. mohor 7945d 14h /can/tags/rel_12/bench/verilog/
7 Tripple sampling supported. mohor 7946d 04h /can/tags/rel_12/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.