OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] - Rev 232

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
232 Fixed bug in object code package generation.
This bug was causing spurious behaviors in the Hello demo.		 ja_rd 4353d 17h /ion/
231 Updated file list ja_rd 4482d 08h /ion/
230 Modelsim script updated to latest HW changes ja_rd 4482d 09h /ion/
229 Code samples updated to use new VHDL config packages and new SoC (UART). ja_rd 4482d 09h /ion/
228 SW simulator updated
Simulation of UART adapted to new hardware.
Added simulation of debug registers.		 ja_rd 4482d 09h /ion/
227 Removed modules no longer used:
code_rom_pkg replaced by new package in SoC directory.
RS232 sub-modules replaced by new UART		 ja_rd 4482d 09h /ion/
226 Updated demo and test bench to use new SoC entity. ja_rd 4482d 09h /ion/
225 Added utility functions for the initialization of BRAM memories. ja_rd 4482d 09h /ion/
224 MCU entity gutted and transformed into a SoC entity
Different UART, new generics...		 ja_rd 4482d 10h /ion/
223 MCU entity renamed to SoC, moved to separate SoC directory ja_rd 4482d 10h /ion/
222 Documentation updated ja_rd 4482d 10h /ion/
221 Documentation updated ja_rd 4482d 10h /ion/
220 New script for configuration package generation.
New directory for all utility scripts		 ja_rd 4482d 19h /ion/
219 Added windows binary for MIPS simulator 'slite' to the SVN repo, for convenience. ja_rd 4483d 02h /ion/
218 UART bug fix: rx_rdy flag must be clear only when reading the rx buffer ja_rd 4486d 09h /ion/
217 Removed another SoC file prematurely committed ja_rd 4492d 23h /ion/
216 First draft of SoC removed.
I'll rename it from mips_mcu in order to keep the svn log.		 ja_rd 4492d 23h /ion/
215 First draft of MIPS SoC
Still unused by any of the code samples.
Eventually will replace the mips_mcu entity		 ja_rd 4492d 23h /ion/
214 Updated pre-generated 'Hello' demo, recompiled and retested with the latest changes. ja_rd 4493d 08h /ion/
213 Memory test application updated -- added extra-simple D-Cache test.
The new test is a row of back-to-back I/O reads and writes.
This test triggers a bug in the cache that has been already fixed.		 ja_rd 4493d 08h /ion/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.