OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] - Rev 120

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
120 Updated main package with lots of wait states for all areas ja_rd 4925d 12h /ion/trunk/
119 Updated pre-generated simulation and synthesis demos ja_rd 4925d 12h /ion/trunk/
118 Updates sim scripts to include new cache ja_rd 4925d 12h /ion/trunk/
117 Updated project doc (still not fully up to date) ja_rd 4925d 13h /ion/trunk/
116 Updated demo 'top' file for DE-1 board
- Added reset button debouncing
- Added template for using different clock input
- Uses clock rate generic
ja_rd 4925d 13h /ion/trunk/
115 Updated Altera CSV file (pin location file) for DE-1 board
(Added 27MHz clock input)
ja_rd 4925d 15h /ion/trunk/
114 ADDED: 1st version of real cache ja_rd 4925d 15h /ion/trunk/
113 Added clock frequency generic to MPU module template
(the generics are used by UART submodules)
ja_rd 4925d 17h /ion/trunk/
112 Updated simulation package for compatibility to new cache ja_rd 4925d 17h /ion/trunk/
111 Updated 'hello' code sample:
- Longer simulated time for compatibility to new cache
ja_rd 4925d 17h /ion/trunk/
110 Updated 'opcodes' code sample:
- Longer simulated time for compatibility to new cache
ja_rd 4925d 17h /ion/trunk/
109 Updated memtest code sample:
- Initializes I-cache
- Tests execution from FLASH
- Uses small memory model for faster simulation
ja_rd 4925d 17h /ion/trunk/
108 Added new 'small' memory map to SW simulator
(so that memtest simulations can be shorter)
ja_rd 4925d 17h /ion/trunk/
107 Adventure demo bootstrap code updated:
- typo fixed
- added basic I-cache initialization code
ja_rd 4929d 15h /ion/trunk/
106 SW samples updated:
- Added batch files for running the SW simulation
ja_rd 4929d 16h /ion/trunk/
105 SW simulator updated:
- New command line options
- New optional memory map
- Runs on batch mode
- Other features for running uClinux
ja_rd 4929d 16h /ion/trunk/
104 FIXED typo in last commit for simulation template ja_rd 4934d 07h /ion/trunk/
103 ADDED cache control inputs (unused) to dummy cache ja_rd 4934d 07h /ion/trunk/
102 ADDED cache control bits to CP0 status register
ADDED cache control outputs
ja_rd 4934d 07h /ion/trunk/
101 FIX: code_rd_vma asserted only after reset is done
ADDED cache control bits to CP0 status register
ADDED cache control outputs
ja_rd 4934d 07h /ion/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.