OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 1196

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7686d 01h /or1k/tags/stable_0_2_0_rc1/
1195 made the project file a little bit more universal dries 7686d 02h /or1k/tags/stable_0_2_0_rc1/
1194 correct all the syntax errors dries 7686d 02h /or1k/tags/stable_0_2_0_rc1/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7686d 02h /or1k/tags/stable_0_2_0_rc1/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7686d 04h /or1k/tags/stable_0_2_0_rc1/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7686d 04h /or1k/tags/stable_0_2_0_rc1/
1188 Added support for rams with byte write access. simons 7702d 03h /or1k/tags/stable_0_2_0_rc1/
1186 Added support for rams with byte write access. simons 7703d 02h /or1k/tags/stable_0_2_0_rc1/
1184 Scan signals mess fixed. simons 7709d 18h /or1k/tags/stable_0_2_0_rc1/
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7714d 10h /or1k/tags/stable_0_2_0_rc1/
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7714d 12h /or1k/tags/stable_0_2_0_rc1/
1179 BIST interface added for Artisan memory instances. simons 7717d 22h /or1k/tags/stable_0_2_0_rc1/
1178 avoid another immu exception that should not happen phoenix 7747d 09h /or1k/tags/stable_0_2_0_rc1/
1177 more informative output phoenix 7748d 16h /or1k/tags/stable_0_2_0_rc1/
1176 Added comments. damonb 7749d 07h /or1k/tags/stable_0_2_0_rc1/
1174 fix for immu exceptions that never should have happened phoenix 7750d 11h /or1k/tags/stable_0_2_0_rc1/
1170 Added support for l.addc instruction. csanchez 7758d 15h /or1k/tags/stable_0_2_0_rc1/
1169 Added support for l.addc instruction. csanchez 7758d 16h /or1k/tags/stable_0_2_0_rc1/
1168 Added explicit alignment expressions. csanchez 7764d 02h /or1k/tags/stable_0_2_0_rc1/
1167 Corrected offset of TSS field within task_struct. csanchez 7764d 02h /or1k/tags/stable_0_2_0_rc1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.