OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [testbench/] - Rev 436

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
436 Copying from flash to ram only when there is 0xff on address 0. simons 8326d 21h /or1k/trunk/or1ksim/testbench/
432 added missing basic.S file markom 8327d 03h /or1k/trunk/or1ksim/testbench/
427 memory_table status output; some bugs fixed in configuration loading markom 8327d 21h /or1k/trunk/or1ksim/testbench/
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8328d 01h /or1k/trunk/or1ksim/testbench/
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8328d 20h /or1k/trunk/or1ksim/testbench/
422 Data section is put to flash when loading. simons 8328d 22h /or1k/trunk/or1ksim/testbench/
421 aadded missing file markom 8328d 23h /or1k/trunk/or1ksim/testbench/
420 Jump bug fixed. simons 8329d 01h /or1k/trunk/or1ksim/testbench/
419 Added config parameter vapi.log_device_id erez 8329d 14h /or1k/trunk/or1ksim/testbench/
418 Renamed ethernet's RX_BD_NUM to TX_BD_NUM (following change in original files) erez 8329d 14h /or1k/trunk/or1ksim/testbench/
417 ITLB test tested on simulator. simons 8330d 11h /or1k/trunk/or1ksim/testbench/
415 DTLB test tested on simulator. simons 8331d 12h /or1k/trunk/or1ksim/testbench/
414 Stack section should not be loaded into mamory. simons 8331d 20h /or1k/trunk/or1ksim/testbench/
413 some section changes markom 8331d 21h /or1k/trunk/or1ksim/testbench/
412 *** empty log message *** simons 8331d 22h /or1k/trunk/or1ksim/testbench/
411 acv uart testsuite now works (without modem test) markom 8332d 01h /or1k/trunk/or1ksim/testbench/
410 MMU test added. simons 8332d 19h /or1k/trunk/or1ksim/testbench/
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8333d 01h /or1k/trunk/or1ksim/testbench/
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8334d 00h /or1k/trunk/or1ksim/testbench/
396 added missing file markom 8341d 01h /or1k/trunk/or1ksim/testbench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.