OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_4/] [rtl/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 8032d 23h /pci/tags/rel_4/rtl/
58 Removed all logic from asynchronous reset network mihad 8037d 23h /pci/tags/rel_4/rtl/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 8038d 05h /pci/tags/rel_4/rtl/
56 Number of state bits define was removed mihad 8038d 19h /pci/tags/rel_4/rtl/
55 Changed state machine encoding to true one-hot mihad 8038d 20h /pci/tags/rel_4/rtl/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 8072d 01h /pci/tags/rel_4/rtl/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 8072d 06h /pci/tags/rel_4/rtl/
50 Got rid of undef directives mihad 8074d 22h /pci/tags/rel_4/rtl/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 8074d 22h /pci/tags/rel_4/rtl/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 8074d 22h /pci/tags/rel_4/rtl/
47 Known issues repaired mihad 8075d 04h /pci/tags/rel_4/rtl/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8079d 22h /pci/tags/rel_4/rtl/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8081d 04h /pci/tags/rel_4/rtl/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8226d 07h /pci/tags/rel_4/rtl/
33 Added some testcases, removed un-needed fifo signals mihad 8242d 03h /pci/tags/rel_4/rtl/
32 Added include statement that was missing and causing errors mihad 8249d 23h /pci/tags/rel_4/rtl/
26 Modified testbench and fixed some bugs mihad 8255d 22h /pci/tags/rel_4/rtl/
23 *** empty log message *** mihad 8273d 23h /pci/tags/rel_4/rtl/
21 Repaired a few bugs, updated specification, added test bench files and design document mihad 8273d 23h /pci/tags/rel_4/rtl/
19 *** empty log message *** mihad 8273d 23h /pci/tags/rel_4/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.