OpenCores
URL https://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk

Subversion Repositories pcie_ds_dma

[/] [pcie_ds_dma/] - Rev 32

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 Set 125 MHz for wishbone bus. Data transfered from TEST_GEN to computer without errors. dsmv 4106d 17h /pcie_ds_dma/
31 correct wb_test dsmv 4106d 18h /pcie_ds_dma/
30 data read from wb_gen with error dsmv 4113d 21h /pcie_ds_dma/
29 Correct dmar, rst for wb_test; Add STATUS register. dsmv 4113d 21h /pcie_ds_dma/
28 add test_dio.cfg out_dio.cfg dsmv 4125d 16h /pcie_ds_dma/
27 update adm_test dsmv 4125d 16h /pcie_ds_dma/
26 update for adm_test dsmv 4125d 16h /pcie_ds_dma/
25 update test_main.cfg dsmv 4143d 19h /pcie_ds_dma/
24 update test_main.cfg dsmv 4143d 19h /pcie_ds_dma/
23 Correct default settings value. v.karak 4144d 01h /pcie_ds_dma/
22 correct wishbone_test_en.htm dsmv 4155d 22h /pcie_ds_dma/
21 debug ambpex5_sx50t_wishbone dsmv 4155d 22h /pcie_ds_dma/
20 debug wb_test dsmv 4155d 23h /pcie_ds_dma/
19 dsmv 4155d 23h /pcie_ds_dma/
18 read block_id - ok dsmv 4156d 16h /pcie_ds_dma/
17 ambpex5_sx50t_wishbone - simulation is ok dsmv 4177d 18h /pcie_ds_dma/
16 ambpex5_sx50t_wishbone - add files, don't work dsmv 4178d 16h /pcie_ds_dma/
15 Add ambpex5_sx50t_wishbone\src dsmv 4178d 18h /pcie_ds_dma/
14 Add project ambpex5_sx50t_wishbone dsmv 4178d 18h /pcie_ds_dma/
13 correct wishbone_test_en.htm dsmv 4183d 20h /pcie_ds_dma/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.