OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 29

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 fix some bugs simont 8070d 22h /
28 remove syn signal simont 8070d 22h /
27 fix some bugs simont 8070d 22h /
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 8071d 00h /
25 divider and multiplier pass test markom 8071d 18h /
24 intensively tests all instructions markom 8071d 23h /
23 mul & div use 4 clocks simont 8072d 14h /
22 fix some bugs simont 8072d 14h /
21 mul bug fixed markom 8072d 19h /
20 multiplier and divider changed so they complete in 4 cycles markom 8072d 21h /
19 combinatorial loop removed simont 8073d 14h /
18 rst signal added simont 8076d 19h /
17 fix some bugs simont 8076d 19h /
16 inputs ram and op2 removed simont 8076d 19h /
15 commbinatorial loop removed simont 8076d 19h /
14 added signal ea_int simont 8076d 21h /
13 some bug fix simont 8077d 17h /
12 des1_r in alu port list simont 8077d 17h /
11 des2_r removed simont 8077d 18h /
10 % replaced with ^ in uart; some minor improvements markom 8078d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.