OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 89

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
89 Replaced oc8051_ram by generic_dpram. rherveille 7972d 04h /
88 fix bugs simont 7977d 04h /
87 add include oc8051_defines.v simont 7977d 04h /
86 initial input simont 7977d 04h /
85 prepare bugs simont 7977d 04h /
84 remove wb_bus_mon simont 7985d 04h /
83 replace some modules simont 7985d 04h /
82 replace some modules simont 7985d 04h /
81 initial import simont 7985d 04h /
80 removing unused modules simont 7985d 04h /
79 initial import simont 7985d 04h /
78 alu with registered outputs simont 8045d 04h /
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 8054d 01h /
76 add module oc8051_sfr, 256 bytes internal ram simont 8054d 01h /
75 initial import simont 8054d 01h /
74 add module oc8051_wb_iinterface simont 8062d 01h /
73 initial import simont 8062d 01h /
72 fix bug in interface to external data ram simont 8062d 03h /
71 add cache simont 8066d 03h /
70 initial import simont 8066d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.