OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] - Rev 31

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 Update documentation (new Altera FPGA project + diverse minor updates) olivier.girard 5452d 23h /
30 Add Altera Cyclone II FPGA project example (thanks to Vadim Akimov contribution). olivier.girard 5452d 23h /
29 Add Altera Cyclone II FPGA project example. olivier.girard 5453d 00h /
28 renamed "diligent_s3board" directory to "xilinx_diligent_s3board" olivier.girard 5461d 08h /
27 renamed "diligent_s3board" directory to "xilinx_diligent_s3board" olivier.girard 5461d 08h /
26 Xilinx implementation example:
- update the project directory structure.
- make a local copy of the openMSP430 core to make the project self contained.		 olivier.girard 5461d 08h /
25 FPGA Setup: Created some BAT files for WINDOWS users. olivier.girard 5551d 06h /
24 FPGA Setup: Created some BAT files for WINDOWS users. olivier.girard 5551d 06h /
23 Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file.
In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct).		 olivier.girard 5572d 04h /
22 Updated some links in the HTML documentation. olivier.girard 5585d 01h /
21 added discussion group info olivier.girard 5597d 02h /
20 added some SVN ignore patterns.
small update to html documentation		 olivier.girard 5597d 22h /
19 added SVN property for keywords olivier.girard 5597d 23h /
18 Updated headers with SVN info olivier.girard 5597d 23h /
17 Updated header with SVN info olivier.girard 5597d 23h /
16 Updated header with SVN info olivier.girard 5597d 23h /
15 Updated headers with SVN info olivier.girard 5598d 00h /
14 Updated headers with SVN info olivier.girard 5598d 00h /
13 Completed PDF documentation olivier.girard 5598d 00h /
12 some more typo fixes... olivier.girard 5600d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.