OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1098

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1098 small bug in cuc fixed markom 8034d 00h /
1097 Cache invalidate bug fixed. simons 8034d 14h /
1096 An example of SW and RTL regression log because many people asked for. lampret 8040d 12h /
1095 eval_reg replaced with the new evalsim_reg32 lampret 8041d 08h /
1094 sys/time.h might not be available for or1k target lampret 8041d 10h /
1093 New UART rx/tx fiel settings (due to or1ksim upgrade) lampret 8041d 10h /
1092 Changed from or32-rtems toolchain to or32-uclinux. lampret 8041d 10h /
1091 Added mmu test. lampret 8041d 10h /
1090 Removed ic_invalidate lampret 8041d 10h /
1089 Added dhrystone 2.1 benchmark lampret 8041d 10h /
1088 Changed from or32-rtems toolchain to or32-uclinux. lampret 8041d 10h /
1087 Changed or32-rtems to or32-uclinux. lampret 8041d 10h /
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 8041d 10h /
1085 Bug fixed. simons 8046d 14h /
1084 This commit was manufactured by cvs2svn to create tag 'rel_8'. 8060d 22h /
1083 SB mem width fixed. simons 8060d 22h /
1082 channels integration rprescott 8061d 10h /
1081 or32-uclinux tool chain have to be used to build the testbench. simons 8069d 02h /
1080 This commit was manufactured by cvs2svn to create tag 'rel_7'. 8069d 19h /
1079 RAMs wrong connected to the BIST scan chain. mohor 8069d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.