OpenCores
URL https://opencores.org/ocsvn/pit/pit/trunk

Subversion Repositories pit

[/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 Simple language upgrade rehayes 4882d 15h /
20 minor update for timing constraint sugestions. rehayes 5417d 17h /
19 Minor change to add parameter to pit instance rehayes 5417d 17h /
18 Traded 16 data registers for 3 address registers when wait states are enabled. rehayes 5417d 20h /
17 Change WISHBONE ack signal so no output is generated when wait states are enabled and the bus transaction is terminated in the first cycle. rehayes 5431d 16h /
16 Added master error counter variable, added simulation timout limit rehayes 5542d 19h /
15 Fix blocking assigment rehayes 5570d 20h /
14 Cosmetic update, changed no-blocking assigment to blocking assigment rehayes 5639d 17h /
13 Update to rev 0.3, added SINGLE_CYCLE parameter rehayes 5669d 21h /
12 Fixed for single cycle reads rehayes 5670d 16h /
11 Changed read task to capture data at rising edge of clock rehayes 5670d 16h /
10 Added SINGLE_CYCLE parameter for WISHBONE bus cycles rehayes 5671d 19h /
9 fix problem with wb_wacc signal. Old method allowed data to be clocked into register twice. rehayes 5677d 13h /
8 Fix ack signal in testbench rehayes 5677d 13h /
7 Reflection of minor corrections rehayes 5681d 19h /
6 Reflection of minor corrections rehayes 5681d 19h /
5 rehayes 5719d 15h /
4 Initial Release March 14, 2009 - Bob Hayes rehayes 5719d 15h /
3 Initial Release March 14, 2009 - Bob Hayes rehayes 5719d 16h /
2 Initial Release March 14, 2009 - Bob Hayes rehayes 5719d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.