OpenCores
URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] - Rev 131

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
131 Post RTL check on memblock jguarin2002 4829d 20h /
130 RayTrac Internal Memory Blocks among operands registers and Intermediate Results Fifos jguarin2002 4830d 14h /
129 Memory Block:

Identified the four circuits: External Write, External Read, Internal Write, Internal Read.
jguarin2002 4836d 03h /
128 Memblock, for input registers and intermezzo results queues: normfifox26x96 & dpfifo9x64, dpc is done jguarin2002 4843d 06h /
127 Datapath Control
Done
jguarin2002 4843d 17h /
126 dpc: Datapath Control Finished..... test it jguarin2002 4847d 12h /
125 DPC the result is just left jguarin2002 4848d 06h /
124 lost.... jguarin2002 4852d 06h /
123 Datapath Control jguarin2002 4856d 06h /
122 Datapath Control for RaytracFP jguarin2002 4858d 19h /
121 taking out std_logic_arith from sight.... no conversions allowed jguarin2002 4861d 07h /
120 Beta 0 Adder LCELLS 373 jguarin2002 4867d 05h /
119 382 LEs Adder, RTL viewer Check Ok jguarin2002 4867d 11h /
118 fp beta version reached a 17,5% logic cell starting at 450 LEs and finishing in 371 LEs for fadd32 jguarin2002 4867d 18h /
117 Official reduction achieved 12% jguarin2002 4868d 00h /
116 Official Reduction is 7%: Adder 420 logic cells, trying to reach out at least 20 less cells jguarin2002 4868d 01h /
115 Official Reduction is about 7% jguarin2002 4868d 01h /
114 lost of time.. jguarin2002 4869d 01h /
113 Will end this tomorrow for sure.... anyway i dont think i will got something below 400... jguarin2002 4874d 14h /
112 99.7%... almost there jguarin2002 4874d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.