OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 109

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
109 removed unused file jt_eaton 4643d 11h /
108 removed unneeded files jt_eaton 4644d 18h /
107 added designCfg files to all modules jt_eaton 4644d 20h /
106 checked in orp_soc project step 2 jt_eaton 4650d 13h /
105 moved or1200_monitor from testbench to dut jt_eaton 4653d 10h /
104 fixed search in preprocessor script
added initial orp_soc project
jt_eaton 4655d 10h /
103 added user guide
resynced to local repository
jt_eaton 4675d 11h /
102 all ip-xact files now readable by kactus2 jt_eaton 4737d 06h /
101 Added new designs for minsoc release candidate
convert tool set to parse proper ip-xact

THIS WILL BREAK ALL THE OLD DESIGNS UNTIL I FIX THEIR IP_XACT
jt_eaton 4738d 08h /
100 created workspace prroject=fpga_mrisc for single compile
general cleanup
jt_eaton 4750d 15h /
99 moved all projects into /projects/opencores.org
added build_register
added fizzim
jt_eaton 4793d 08h /
98 removed unneeded sim jt_eaton 4829d 12h /
97 changed sim run directory to icarus
added ise directory into syn
added _tb testbench file to all sims
jt_eaton 4829d 13h /
96 hierConnections now create ports jt_eaton 4903d 09h /
95 added first cut at busdefs
added clock reset enable pads and jtag_rpc
jt_eaton 4912d 07h /
94 socgen now supports both sim and syn views
now allow each xml file to set its destination
jt_eaton 4939d 08h /
93 build scripts now support model views
linting and coverage starting to work again
jt_eaton 4951d 21h /
92 all testbenchs now built from /sim/xml files
bench /models now in Testbench
jt_eaton 4956d 22h /
91 fixed all sims, coverage not working jt_eaton 4964d 16h /
90 now build all testbenches from ip-xact files and list as testbench in design.soc jt_eaton 4965d 08h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.