OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] - Rev 76

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
76 This commit was manufactured by cvs2svn to create tag 'rel_1_0'. 7081d 16h /
75 Modified environment I/O so multicycle wr_n signals are only seen as
a single write.
ghutchis 7081d 16h /
74 Changed default for T2Write to be 1, to match expected behavior for
most users.
ghutchis 7081d 17h /
73 Added RC4 encrypt/decrypt test ghutchis 7093d 12h /
72 Added copyright header ghutchis 7093d 12h /
71 Ported UART from T80 ghutchis 7154d 16h /
70 Added test for T16450 UART ghutchis 7205d 10h /
69 Added UART instance in testbench, and added UART to compile list. ghutchis 7205d 10h /
68 Updated nwtest to reflect changes in register interface to simple_gmii.
In particular, interrupt bits for packet arrival and sending now need
to be explicitly cleared afterwards.
ghutchis 7213d 11h /
67 Updated register generator based on testing with simple_gmii. Changed
how interrupt output mux is created, fixed many bugs.
ghutchis 7213d 11h /
66 Modified top level testbench to reflect changes in simple_gmii block ghutchis 7213d 11h /
65 Major restructuring of simple_gmii block.

1) Changed simple_gmii block to simple_gmii_core
2) Migrated RAM instances out of core into top level
3) Removed CPU interface logic and created CPU interface block using
register generator
4) Changed status register to interrupt register and added interrupt
logic
ghutchis 7213d 11h /
64 Created rgen script and expanded available register types ghutchis 7214d 10h /
63 Added simple regression script. -r command runs all tests (serially),
-c command checks results after all tests have completed.
ghutchis 7248d 14h /
62 Reset timeout counter whenever a message is printed ghutchis 7248d 15h /
61 Added timeout disable for large buf sizes ghutchis 7248d 15h /
60 Added ifdef TV80_REFRESH, to remove refresh logic by default. Also
ran untabify to remove tabs from source code.
ghutchis 7248d 15h /
59 Added lib for generating MPU interfaces ghutchis 7248d 15h /
58 Made TX path async
Made TX clock input instead of output
ghutchis 7288d 02h /
57 Optimized read-back of data using INIR instruction ghutchis 7288d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.