URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] - Rev 87

Rev	Log message	Author	Age	Path
87	Added additional ifdef signals to remove unneede R (refresh) register	ghutchis	5429d 17h	/
86	Added old uploaded documents to new repository.	root	5652d 23h	/
85	Added old uploaded documents to new repository.	root	5653d 05h	/
84	New directory structure.	root	5653d 05h	/
83	Some fixes from Guy-- replace case with casex.	hharte	5726d 11h	/
82	Clean up spacing	hharte	5736d 07h	/
81	Initial version of TV80 Wishbone Wrapper	hharte	5736d 07h	/
80	Misc. code clean-up on mcode to make code smaller and (hopefully) more readable.	ghutchis	6835d 19h	/
79	Added JR self-checking test	ghutchis	6835d 19h	/
78	Hajime Ishitani pointed out missing invert on cs_n signal	ghutchis	6878d 21h	/
77	Added back files lost after server crash	ghutchis	6910d 15h	/
76	This commit was manufactured by cvs2svn to create tag 'rel_1_0'.		6989d 21h	/
75	Modified environment I/O so multicycle wr_n signals are only seen as a single write.	ghutchis	6989d 21h	/
74	Changed default for T2Write to be 1, to match expected behavior for most users.	ghutchis	6989d 22h	/
73	Added RC4 encrypt/decrypt test	ghutchis	7001d 17h	/
72	Added copyright header	ghutchis	7001d 17h	/
71	Ported UART from T80	ghutchis	7062d 21h	/
70	Added test for T16450 UART	ghutchis	7113d 16h	/
69	Added UART instance in testbench, and added UART to compile list.	ghutchis	7113d 16h	/
68	Updated nwtest to reflect changes in register interface to simple_gmii. In particular, interrupt bits for packet arrival and sending now need to be explicitly cleared afterwards.	ghutchis	7121d 16h	/