URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] - Rev 67

Rev	Log message	Author	Age	Path
67	added FSM for wb if	unneback	5352d 23h	/
66		unneback	5353d 02h	/
65	added	unneback	5353d 02h	/
64	Changed sdr 16 FSM to use defines instead of parameters which were somehow screwing up synplify, reinstated used of sdr_16_defines.v file	julius	5354d 01h	/
63	Fixed a couple of sdr_16 bugs to do with tracking of opened banks	julius	5354d 09h	/
62	Added note to sdr_16_defines.v asking if it's still used	julius	5354d 11h	/
61	Fixed blocking/nonblocking assign issue in sdr_16 fsm	julius	5358d 09h	/
60	Added synthesis directives ensuring registering of right signals in IOBs for sdr16 controller. Removed comment stripping from vppreproc command for sdr_16 creation.	julius	5358d 09h	/
59	counter changed to shift register	unneback	5358d 11h	/
58	sdr_16 fixes for timing - extra egress register stage, appropriate changes in sdr_16 fsm	julius	5359d 12h	/
57	added support for early termination of burst access	unneback	5360d 14h	/
56	corrected fifo_rd_data in state w4d	unneback	5362d 07h	/
55	Fixed up sdr16 dqm output	julius	5363d 01h	/
54	dqm moved into FSM	unneback	5363d 23h	/
53		unneback	5363d 23h	/
52	act exit for read updated	unneback	5365d 00h	/
51	act exit for read updated	unneback	5365d 00h	/
50	Fixed up make file - THIS MAY BREAK THINGS, but it's a lot neater and easier to use, also dependencies are now properly configured, and we don't remake things unecessarily	julius	5365d 03h	/
49	Added versatile_fifo_dual_port_ram_dc_sw.v rule to makefile, getting it from versatile fifo project	julius	5365d 04h	/
48	dq_oe fix	unneback	5365d 04h	/