OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] [rtl/] [verilog/] [oc8051_tc2.v] - Rev 186

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
186 root 5680d 19h /8051/trunk/rtl/verilog/oc8051_tc2.v
185 root 5736d 20h /8051/trunk/rtl/verilog/oc8051_tc2.v
116 change sfr's interface. simont 7900d 19h /8051/trunk/rtl/verilog/oc8051_tc2.v
112 change timers to meet timing specifications (add divider with 12) simont 7903d 23h /8051/trunk/rtl/verilog/oc8051_tc2.v
81 initial import simont 7984d 20h /8051/trunk/rtl/verilog/oc8051_tc2.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.