OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] [o8_register_wide.vhd] - Rev 297

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
297 Fixed register map comments jshamlet 1172d 21h /open8_urisc/trunk/VHDL/o8_register_wide.vhd
279 More comment cleanup jshamlet 1461d 19h /open8_urisc/trunk/VHDL/o8_register_wide.vhd
249 Added a 32-bit wide register and split the status_led core from o8_status_led.vhd, allowing it to be used as a subcomponent elsewhere. jshamlet 1661d 13h /open8_urisc/trunk/VHDL/o8_register_wide.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.