OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [bin/] [msp430sim_c] - Rev 108

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
98 Added support for VCS verilog simulator.
VPD and TRN waveforms can now be generated.
olivier.girard 5022d 23h /openmsp430/trunk/core/sim/rtl_sim/bin/msp430sim_c
76 Add possibility to simulate C code within the "core" environment. olivier.girard 5124d 22h /openmsp430/trunk/core/sim/rtl_sim/bin/msp430sim_c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.