URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [branches/] [or1200_rel3/] [rtl/] [verilog/] [or1200_du.v] - Rev 846

Rev	Log message	Author	Age	Path
795	Created or1200_rel3 branch from rev 794	olof	4604d 02h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_du.v
364	OR1200 passes verilator lint. Mainly fixes to widths, and all case statements altered to casez and Xs changed to ?s. OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20 last checkin) OR1200 spec updated to version 0.9, various updates. OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.	julius	5193d 02h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_du.v
358	OR1200's reset now configurable as active high or active low. Thanks to patch from OpenCores contributor Kuoping. Updated OR1200 in ORPSoCv2 and OR1200 project.	julius	5195d 11h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_du.v
258	Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off	julius	5205d 21h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_du.v
185	Adding single precision FPU to or1200, initial checkin, not fully tested yet	julius	5256d 05h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_du.v
141	added OpenRISC version rel3	marcus.erlandsson	5267d 09h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_du.v
10	or1200 added from or1k subversion repository	unneback	5668d 12h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_du.v