OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [reset.S] - Rev 587

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
467 ORPmon - bug fixes and clean up. julius 5075d 04h /openrisc/trunk/bootloaders/orpmon/reset.S
463 ORPmon update julius 5076d 03h /openrisc/trunk/bootloaders/orpmon/reset.S
419 ORPmon: Fixed interrupt routines in reset.S so they are compatible with new
GCC port (skip over redzone).
Added some defines to easily switch what is done when an error vector
is executed.
Added ability to print out EPCR when crashing.
Changed linker script back to one which doesn't skip over holes in SPI
flash memories.		 julius 5133d 03h /openrisc/trunk/bootloaders/orpmon/reset.S
406 ORPmon indented files, bus, align and instruction errors vectors printf and reboot julius 5141d 18h /openrisc/trunk/bootloaders/orpmon/reset.S
375 ORPmon update for compatibility with OR toolchain 1.0rc1 julius 5181d 00h /openrisc/trunk/bootloaders/orpmon/reset.S
355 Adding CoreMark to ORPmon, updated Dhrystone test output julius 5195d 23h /openrisc/trunk/bootloaders/orpmon/reset.S
353 OR1200 RTL and ORPSoCv2 update, fixing Verilator build capability.
* or1200/rtl/verilog/or1200_sprs.v: Verilator public and access comments
* orpsocv2/rtl/verilog/components/or1200/or1200_sprs.v: ""
* or1200/rtl/verilog/or1200_ctrl.v: Verilator public and access comments
* orpsocv2/rtl/verilog/components/or1200/or1200_ctrl.v: ""
* or1200/rtl/verilog/or1200_except.v: Verilator public and access comments
* orpsocv2/rtl/verilog/components/or1200/or1200_except.v: ""
* orpsocv2/rtl/verilog/components/wb_ram_b3/wb_ram_b3.v: Some
Verilator related Lint issues fixed.

ORPSoCv2: Removed bus arbiter snooping functions from OrpsocAccess and
updated RAM model hooks for new RAM.
* orpsocv2/bench/sysc/include/Or1200MonitorSC.h: Remove arbiter snooping
* orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp: ""
* orpsocv2/bench/sysc/include/OrpsocAccess.h: Remove arbiter snooping,
change include and classes for new RAM model.
* orpsocv2/bench/sysc/src/OrpsocAccess.cpp: ""

or_debug_proxy - fixing sleep and Windows make issues:
* or_debug_proxy/src/gdb.c: Removed all sleep - still to be fixed properly
* or_debug_proxy/Makefile: Remove VPI file when building on Cygwin (deprecated)

ORPmon play around, various changes to low level files.		 julius 5196d 23h /openrisc/trunk/bootloaders/orpmon/reset.S
246 ORPmon update - compatiable with new GCC, added new spr-defs file, better tboot reliability julius 5212d 21h /openrisc/trunk/bootloaders/orpmon/reset.S
175 Moved orpmon into bootloaders julius 5263d 00h /openrisc/trunk/bootloaders/orpmon/reset.S
140 Changes to ORPMon, probably broke flash loading, improved TFTP julius 5268d 03h /openrisc/trunk/orpmon/reset.S
2 ME: imported orpmon & or1k_startup files marcus.erlandsson 5702d 05h /openrisc/trunk/orpmon/reset.S

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.