OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_ctrl.v] - Rev 333

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 5218d 16h /openrisc/trunk/or1200/rtl/verilog/or1200_ctrl.v
186 OR1200 RTL FPU fix - RF writeback signal working properly again julius 5268d 23h /openrisc/trunk/or1200/rtl/verilog/or1200_ctrl.v
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5269d 00h /openrisc/trunk/or1200/rtl/verilog/or1200_ctrl.v
141 added OpenRISC version rel3 marcus.erlandsson 5280d 04h /openrisc/trunk/or1200/rtl/verilog/or1200_ctrl.v
10 or1200 added from or1k subversion repository unneback 5681d 08h /openrisc/trunk/or1200/rtl/verilog/or1200_ctrl.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.