OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] [or1ksim.texi] - Rev 240

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
235 Removed support for old OpenRISC JTAG Remote Protocol. jeremybennett 5225d 07h /openrisc/trunk/or1ksim/doc/or1ksim.texi
224 Add new library functions and modify existing ones. Change the parameter type enumarations to upper case. New (simplified and corrected) config file parsing. No include files or default sim.cfg. jeremybennett 5230d 08h /openrisc/trunk/or1ksim/doc/or1ksim.texi
202 Adding executed log in binary format capability to or1ksim julius 5243d 03h /openrisc/trunk/or1ksim/doc/or1ksim.texi
127 New config option to allow l.xori with unsigned operand. jeremybennett 5274d 04h /openrisc/trunk/or1ksim/doc/or1ksim.texi
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5275d 00h /openrisc/trunk/or1ksim/doc/or1ksim.texi
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5281d 00h /openrisc/trunk/or1ksim/doc/or1ksim.texi
104 Candidate release 0.4.0rc4 jeremybennett 5287d 08h /openrisc/trunk/or1ksim/doc/or1ksim.texi
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5296d 02h /openrisc/trunk/or1ksim/doc/or1ksim.texi
100 Single precision FPU stuff for or1ksim julius 5296d 04h /openrisc/trunk/or1ksim/doc/or1ksim.texi
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5302d 04h /openrisc/trunk/or1ksim/doc/or1ksim.texi
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5323d 01h /openrisc/trunk/or1ksim/doc/or1ksim.texi
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5331d 00h /openrisc/trunk/or1ksim/doc/or1ksim.texi
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5661d 10h /openrisc/trunk/or1ksim/doc/or1ksim.texi

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.