OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [libsim.tests/] [default.cfg] - Rev 800

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
458 or1ksim testsuite updates julius 5072d 14h /openrisc/trunk/or1ksim/testsuite/libsim.tests/default.cfg
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 5111d 01h /openrisc/trunk/or1ksim/testsuite/libsim.tests/default.cfg
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5302d 05h /openrisc/trunk/or1ksim/testsuite/libsim.tests/default.cfg
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5330d 02h /openrisc/trunk/or1ksim/testsuite/libsim.tests/default.cfg

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.