OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [uart16550/] [uart_receiver.v] - Rev 576

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 ORPSoC's RTL code fixed to pass linting by Verilator.

ORPSoC's debug interface disabled for now in both RTL and System C top level.

Profiled building of cycle-accurate model now done correctly.
julius 5203d 23h /openrisc/trunk/orpsocv2/rtl/verilog/uart16550/uart_receiver.v
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5205d 13h /openrisc/trunk/orpsocv2/rtl/verilog/uart16550/uart_receiver.v
6 Checking in ORPSoCv2 julius 5682d 09h /openrisc/trunk/orpsocv2/rtl/verilog/components/uart16550/uart_receiver.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.