OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [Makefile.inc] - Rev 632

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE		 julius 4960d 13h /openrisc/trunk/orpsocv2/sw/Makefile.inc
506 ORPSoC or1200 interrupt and syscall generation test julius 4986d 08h /openrisc/trunk/orpsocv2/sw/Makefile.inc
487 ORPSoC main software makefile update julius 5037d 09h /openrisc/trunk/orpsocv2/sw/Makefile.inc
486 ORPSoC updates, mainly software, i2c driver julius 5037d 09h /openrisc/trunk/orpsocv2/sw/Makefile.inc
479 ORPSoC update to ml501 board port. Memory controller caching fixed up, does multiple lines of cache and Wishbone bursting. julius 5059d 17h /openrisc/trunk/orpsocv2/sw/Makefile.inc
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI		 julius 5067d 14h /openrisc/trunk/orpsocv2/sw/Makefile.inc
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.		 julius 5094d 04h /openrisc/trunk/orpsocv2/sw/Makefile.inc
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.		 julius 5120d 23h /openrisc/trunk/orpsocv2/sw/Makefile.inc
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.		 julius 5129d 08h /openrisc/trunk/orpsocv2/sw/Makefile.inc
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5134d 22h /openrisc/trunk/orpsocv2/sw/Makefile.inc
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5136d 03h /openrisc/trunk/orpsocv2/sw/Makefile.inc
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.		 julius 5138d 09h /openrisc/trunk/orpsocv2/sw/Makefile.inc
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5141d 08h /openrisc/trunk/orpsocv2/sw/Makefile.inc
392 ORPSoCv2 software path reorganisation stage 1. julius 5142d 00h /openrisc/trunk/orpsocv2/sw/Makefile.inc
361 OPRSoCv2 - adding things left out in last check-in julius 5188d 05h /openrisc/trunk/orpsocv2/sw/Makefile.inc
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5188d 05h /openrisc/trunk/orpsocv2/sw/Makefile.inc
349 ORPSoCv2 update with new software and makefile update julius 5191d 09h /openrisc/trunk/orpsocv2/sw/Makefile.inc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.