URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [drivers/] [or1200/] [link.ld] - Rev 800

Rev	Log message	Author	Age	Path
530	ORPSoC update Ethernet MAC Wishbone interface fixes Beginnings of software update. ML501 backend script fixes for new ISE	julius	4967d 06h	/openrisc/trunk/orpsocv2/sw/drivers/or1200/link.ld
475	ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0.	julius	5069d 05h	/openrisc/trunk/orpsocv2/sw/drivers/or1200/link.ld
439	ORPSoC update Ethernet MAC synthesis issues with Actel Synplify D-2009.12A Ethernet MAC FIFO synthesis issues with Xilinx XST Multiply/divide tests for to run on target. Added third interface to ram_wb module, changed reference design RAM to ram_wb wrapper. Updated verilog and system C monitor modules accordingly. Added ability to use ram_wb as internal memory on ML501 design. Fixed ethernet MAC tests for ML501.	julius	5108d 00h	/openrisc/trunk/orpsocv2/sw/drivers/or1200/link.ld
393	ORPSoCv2 software rearrangement in progress. Basic tests should now run again.	julius	5148d 01h	/openrisc/trunk/orpsocv2/sw/drivers/or1200/link.ld
349	ORPSoCv2 update with new software and makefile update	julius	5198d 02h	/link.ld