OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [or1200/] [sim/] [or1200-mmu.c] - Rev 567

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 5048d 07h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-mmu.c
477 ORPSoC update - Added ability to enable OR1200 caches up to 32KB, which requires line size of 32bytes and 8-beat Wishbone bursts.
Changed cache sizes of both instruction and data cache of reference design to 4kB each.		 julius 5068d 11h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-mmu.c
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 5076d 10h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-mmu.c
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 5108d 02h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-mmu.c
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.		 julius 5127d 17h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-mmu.c
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5148d 02h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-mmu.c
373 ORPSoCv2 software update for compatibility with OR toolchain 1.0 julius 5181d 02h /or1200-mmu.c
351 OR1200 with icarus fixed up. MMu test fix, remove testfloat elf, adding new arbiter and RAM, may break verilator compatibility... TODO julius 5197d 23h /or1200-mmu.c
349 ORPSoCv2 update with new software and makefile update julius 5198d 03h /or1200-mmu.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.