OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [peripheral/] [Makefile.in] - Rev 1778

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5679d 17h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
1749 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc1'. 5828d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5828d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5864d 22h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5865d 21h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
1576 configure updates phoenix 6938d 17h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
1376 aclocal && autoconf && automake phoenix 7154d 04h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7539d 17h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 8078d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
876 Beta release of ATA simulation rherveille 8122d 17h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
702 Initial coding of ethernet simulator model finished. ivang 8248d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
664 very simple PS/2 keyboard model with associated test added markom 8263d 05h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
645 simple frame buffer peripheral with test added markom 8270d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
517 some performance optimizations markom 8302d 02h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
493 --enable-opt switch added to testbench configure markom 8316d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
444 Added GPIO simulation erez 8324d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8341d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
347 Added CRC32 calculation to Ethernet erez 8353d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
293 added draft VAPI files; added verbose option to sim section markom 8360d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in
257 Added initial Ethernet simulation (only TX as yet) erez 8366d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/peripheral/Makefile.in

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.