OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gen_or1k_isa/] [sources/] [opcode/] [or32.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5745d 00h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5894d 05h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1672 Store instructions don't modify any register. Don't mark them as such in the
arch. definitions		 nogj 6891d 03h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1656 Pass the instruction operands as part of the op_queue structure. nogj 6891d 03h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1605 Execute l.ff1 instruction nogj 6953d 04h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1597 Fix parsing the destination register nogj 6965d 06h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1590 Added l.fl1 lampret 6968d 04h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1557 Fix most warnings issued by gcc4 nogj 7027d 14h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1554 fixed l.maci encoding phoenix 7045d 00h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7158d 03h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1452 Implement a dynamic recompiler to speed up the execution nogj 7185d 06h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7185d 07h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7200d 10h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7235d 05h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1346 Remove the global op structure nogj 7248d 08h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7248d 09h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1341 Mark wich operand is the destination operand in the architechture definition nogj 7248d 09h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1338 l.ff1 instruction added andreje 7264d 07h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1309 removed includes phoenix 7437d 02h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7439d 23h /or1k/trunk/gen_or1k_isa/sources/opcode/or32.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.