OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [mp3/] [bench/] [verilog/] [bench_define.v] - Rev 1775

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5744d 11h /or1k/trunk/mp3/bench/verilog/bench_define.v
506 Added second clock as RISC main clock. Updated or120_monitor. lampret 8368d 01h /or1k/trunk/mp3/bench/verilog/bench_define.v
266 First import. lampret 8427d 15h /or1k/trunk/mp3/bench/verilog/bench_define.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.