OpenCores
URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] [raytrac/] [branches/] [fp/] [invr32.vhd] - Rev 206

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 Changing std_logic_vector types to my custom far more convinients xfloat32\! jguarin2002 4611d 04h /raytrac/branches/fp/invr32.vhd
153 last modifications for tb_compiler.py compliance jguarin2002 4617d 20h /raytrac/branches/fp/invr32.vhd
152 Test bench oriented modifications jguarin2002 4621d 21h /raytrac/branches/fp/invr32.vhd
151 Previous Work to generate test benching jguarin2002 4680d 17h /raytrac/branches/fp/finvr32.vhd
150 First Beta of RayTrac for a total size of 3874 lcells. Great Result\! jguarin2002 4694d 15h /raytrac/branches/fp/finvr32.vhd
139 Sync jguarin2002 4805d 06h /raytrac/branches/fp/finvr32.vhd
137 Syncing with enables and eleminated all the register outputs since none block should carry on a register output jguarin2002 4815d 22h /raytrac/branches/fp/finvr32.vhd
121 taking out std_logic_arith from sight.... no conversions allowed jguarin2002 4861d 09h /raytrac/branches/fp/finvr32.vhd
118 fp beta version reached a 17,5% logic cell starting at 450 LEs and finishing in 371 LEs for fadd32 jguarin2002 4867d 20h /raytrac/branches/fp/finvr32.vhd
104 Square Root and inversion support jguarin2002 4898d 18h /finvr32.vhd
103 Square Root Ok jguarin2002 4899d 01h /finvr32.vhd
99 Square Root... comin sun.... jguarin2002 4900d 16h /finvr32.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.