OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4/] [rtl/] [vhdl/] [t48_comp_pack-p.vhd] - Rev 344

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
344 release 1.4 arniml 608d 20h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
342 merge branch wip_t2x into trunk arniml 608d 20h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
317 implement dma logic arniml 644d 01h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
313 - implement flags/master interrupt
- add related test		 arniml 645d 20h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
303 add prelim upi41 support arniml 650d 18h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
295 - remove unsupported CVS tags
- propset for Id		 arniml 5657d 19h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
292 New directory structure. root 5680d 04h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
290 remove obsolete components arniml 5992d 19h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
220 new input xtal_en_i arniml 6674d 13h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
207 entity changes for P2 low impedance trigger issue arniml 6904d 17h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
179 introduce prefix 't48_' for all packages, entities and configurations arniml 7048d 04h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
162 Fix bug report:
"Wrong clock applied to T0"
t0_o is generated inside clock_ctrl with a separate flip-flop running
with xtal_i		 arniml 7085d 18h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
119 add int_in_progress_o to entity of int module arniml 7393d 17h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
45 remove unused signals arniml 7477d 16h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
38 add measures to implement XCHD arniml 7481d 00h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
32 rename pX_limp to pX_low_imp arniml 7486d 19h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
28 update wiring for DA support arniml 7487d 17h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
24 connect control signal for Port 2 expander arniml 7488d 01h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd
4 initial check-in arniml 7492d 17h /t48/tags/rel_1_4/rtl/vhdl/t48_comp_pack-p.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.