OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [bench/] [verilog/] [orpsoc_testbench.v] - Rev 57

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
54 Added verilog UART decoder for event-driven sim tests (icarus, nc) - removed MAC tests from multiplier tests - not returning right results for some reason - should be looked at julius 5672d 08h /test_project/trunk/bench/verilog/orpsoc_testbench.v
46 Flash memory now also disabled when SDRAM disabled, which is by default. Ethernet now enabled by defining USE_ETHERNET, otherwise it is disabled by default. Default icarus tests now very fast due to this julius 5678d 10h /test_project/trunk/bench/verilog/orpsoc_testbench.v
45 Many updates including internal SRAM instead of SDRAM as default, so inclusion of the SRAM model, a new VMEM generation program, and script and testbench updates to allow the switching on and off for SDRAM, which as mentioned is now off by default julius 5679d 02h /test_project/trunk/bench/verilog/orpsoc_testbench.v
43 Added some verilator lint controls, made icarus script much more concise. First stage of verilation now works julius 5685d 10h /test_project/trunk/bench/verilog/orpsoc_testbench.v
40 Change name of file and module of orpsoc_top module julius 5686d 05h /test_project/trunk/bench/verilog/orpsoc_testbench.v
34 Fixed up couple of things. Changed way the test name is defined in sim Makefile julius 5687d 08h /test_project/trunk/bench/verilog/orpsoc_testbench.v
32 Looks like basic icarus tests passing. Todo is a list of timeouts for the rtl sim julius 5689d 00h /test_project/trunk/bench/verilog/orpsoc_testbench.v
31 Further progress with orpsoc test setup julius 5689d 01h /test_project/trunk/bench/verilog/orpsoc_testbench.v
30 Updating bench julius 5691d 06h /test_project/trunk/bench/verilog/orpsoc_testbench.v
26 Adding testbench and makefile update julius 5692d 10h /test_project/trunk/bench/verilog/orpsoc_testbench.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.