URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [bench/] [verilog/] [orpsoc_testbench_defines.v] - Rev 60

Rev	Log message	Author	Age	Path
54	Added verilog UART decoder for event-driven sim tests (icarus, nc) - removed MAC tests from multiplier tests - not returning right results for some reason - should be looked at	julius	5674d 07h	/test_project/trunk/bench/verilog/orpsoc_testbench_defines.v
52	Enabled own printf function using UART as output	julius	5674d 21h	/test_project/trunk/bench/verilog/orpsoc_testbench_defines.v
34	Fixed up couple of things. Changed way the test name is defined in sim Makefile	julius	5689d 08h	/test_project/trunk/bench/verilog/orpsoc_testbench_defines.v
30	Updating bench	julius	5693d 05h	/test_project/trunk/bench/verilog/orpsoc_testbench_defines.v
26	Adding testbench and makefile update	julius	5694d 10h	/test_project/trunk/bench/verilog/orpsoc_testbench_defines.v