URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [rtl/] [verilog/] [components/] [or1k_startup/] [spi_flash_shift.v] - Rev 47

Rev	Log message	Author	Age	Path
42	Fixed up to allow compilation with verilator. Mostly separation of modules into appropriate file names. However some vector declaration changes in the smii module has definitely broken it.	julius	5697d 14h	/test_project/trunk/rtl/verilog/components/or1k_startup/spi_flash_shift.v
19	the rest of the design	unneback	5704d 23h	/test_project/trunk/rtl/verilog/components/or1k_startup/spi_shift.v