URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [rtl/] [verilog/] [orpsoc_top.v] - Rev 58

Rev	Log message	Author	Age	Path
54	Added verilog UART decoder for event-driven sim tests (icarus, nc) - removed MAC tests from multiplier tests - not returning right results for some reason - should be looked at	julius	5672d 08h	/test_project/trunk/rtl/verilog/orpsoc_top.v
46	Flash memory now also disabled when SDRAM disabled, which is by default. Ethernet now enabled by defining USE_ETHERNET, otherwise it is disabled by default. Default icarus tests now very fast due to this	julius	5678d 10h	/test_project/trunk/rtl/verilog/orpsoc_top.v
45	Many updates including internal SRAM instead of SDRAM as default, so inclusion of the SRAM model, a new VMEM generation program, and script and testbench updates to allow the switching on and off for SDRAM, which as mentioned is now off by default	julius	5679d 03h	/test_project/trunk/rtl/verilog/orpsoc_top.v
42	Fixed up to allow compilation with verilator. Mostly separation of modules into appropriate file names. However some vector declaration changes in the smii module has definitely broken it.	julius	5686d 02h	/test_project/trunk/rtl/verilog/orpsoc_top.v
40	Change name of file and module of orpsoc_top module	julius	5686d 05h	/test_project/trunk/rtl/verilog/orpsoc_top.v