OpenCores
URL https://opencores.org/ocsvn/altor32/altor32/trunk

Subversion Repositories altor32

[/] [altor32/] [trunk/] [rtl/] [cpu/] [altor32_exec.v] - Rev 39

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
39 Bug fix interrupt handling after last update. ultra_embedded 3649d 00h /altor32/trunk/rtl/cpu/altor32_exec.v
37 - Add icarus sim test
- Adopt consistent naming scheme
- Simplify instruction cache
ultra_embedded 3658d 08h /altor32/trunk/rtl/cpu/altor32_exec.v
36 Various performance improvements and bug fixes. ultra_embedded 3663d 21h /altor32/trunk/rtl/cpu/altor32_exec.v
32 Switch memory interfaces to Wishbone (pipelined).
Various bug fixes and improvements.
ultra_embedded 3757d 01h /altor32/trunk/rtl/cpu/altor32_exec.v
31 Improvements to the execute stage logic. ultra_embedded 3777d 02h /altor32/trunk/rtl/cpu/altor32_exec.v
27 Initial drop of AltOR32 v2 ultra_embedded 3862d 01h /altor32/trunk/rtl/cpu/altor32_exec.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.