OpenCores
URL https://opencores.org/ocsvn/altor32/altor32/trunk

Subversion Repositories altor32

[/] [altor32/] [trunk/] [rtl/] [cpu/] [altor32_icache.v] - Rev 37

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
37 - Add icarus sim test
- Adopt consistent naming scheme
- Simplify instruction cache
ultra_embedded 3659d 11h /altor32/trunk/rtl/cpu/altor32_icache.v
36 Various performance improvements and bug fixes. ultra_embedded 3665d 00h /altor32/trunk/rtl/cpu/altor32_icache.v
32 Switch memory interfaces to Wishbone (pipelined).
Various bug fixes and improvements.
ultra_embedded 3758d 04h /altor32/trunk/rtl/cpu/altor32_icache.v
30 Fix verilog issues which break in XST. ultra_embedded 3862d 07h /altor32/trunk/rtl/cpu/altor32_icache.v
27 Initial drop of AltOR32 v2 ultra_embedded 3863d 04h /altor32/trunk/rtl/cpu/altor32_icache.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.