OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] - Rev 161

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
161 New directory structure. root 5524d 00h /can/trunk/
160 New tests for testing the bus-off. igorm 6573d 07h /trunk/
159 *** empty log message *** igorm 6861d 07h /trunk/
158 Fixing overrun problems. igorm 6861d 09h /trunk/
157 In "Extended mode" when dual filter was used and standard frame received,
upper nibble of the data was not filtered ok.		 igorm 6955d 07h /trunk/
156 Wake-up interrupt was generated in some cases. igorm 6976d 05h /trunk/
155 rd_info_pointer fixed (fifo_empty was used instead of info_empty). igorm 6984d 11h /trunk/
154 irq is cleared after the release_buffer command. This bug was entered with
changes for the edge triggered interrupts.		 igorm 7084d 05h /trunk/
153 Arbitration capture register changed. SW reset (setting the reset_mode bit)
doesn't work as HW reset.		 igorm 7092d 01h /trunk/
152 Fixes for compatibility after the SW reset. igorm 7096d 07h /trunk/
151 When CAN was reset by setting the reset_mode signal in mode register, it
was possible that CAN was blocked for a short period of time. Problem
occured very rarly.		 igorm 7099d 01h /trunk/
149 Fixed synchronization problem in real hardware when 0xf is used for TSEG1. igorm 7118d 01h /trunk/
147 Interrupt is always cleared for one clock after the irq register is read.
This fixes problems when CPU is using IRQs that are edge triggered.		 igorm 7120d 08h /trunk/
145 Arbitration bug fixed. igorm 7120d 13h /trunk/
143 Bit acceptance_filter_mode was inverted. igorm 7267d 05h /trunk/
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7286d 04h /trunk/
140 I forgot to thange one signal name. igorm 7341d 02h /trunk/
139 Signal bus_off_on added. igorm 7341d 03h /trunk/
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7380d 05h /trunk/
137 Header changed. mohor 7380d 05h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.