OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] [cpu_lecture/] [trunk/] - Rev 25

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 uart transmitter state handling improved jsauermann 3827d 03h /cpu_lecture/trunk/
24 write updated SP in interrupt opcode jsauermann 3851d 01h /cpu_lecture/trunk/
23 fixed bugs in interrupt vector jsauermann 3852d 04h /cpu_lecture/trunk/
22 aligned I/O port numbers to real mega8 jsauermann 3852d 10h /cpu_lecture/trunk/
21 fixed bug in Sign bit computation for SUB and CP instructions jsauermann 3854d 04h /cpu_lecture/trunk/
20 readability of 95xx instructions improved jsauermann 3886d 01h /cpu_lecture/trunk/
19 another bug in the decoding of two-cycle instructions fixed jsauermann 3886d 01h /cpu_lecture/trunk/
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 3889d 03h /cpu_lecture/trunk/
17 fixed missing carry flag for ROR instruction jsauermann 3893d 01h /cpu_lecture/trunk/
16 fixed missing RD_M signal for IN instruction jsauermann 3902d 03h /cpu_lecture/trunk/
15 fixed SP auto inc/dec problem jsauermann 3902d 05h /cpu_lecture/trunk/
14 fixed wrong Q_RSEL for LDD instruction jsauermann 3904d 01h /cpu_lecture/trunk/
13 fixed fault in LDD/STD decoding jsauermann 3905d 01h /cpu_lecture/trunk/
12 fixed bug in decoding of I/O address for SP jsauermann 3906d 01h /cpu_lecture/trunk/
11 fixed fault is BSET/BCLR instruction jsauermann 3908d 01h /cpu_lecture/trunk/
10 wait decoder fault fixed jsauermann 3908d 06h /cpu_lecture/trunk/
9 renamed 'main' to 'hello' in build commands jsauermann 3909d 03h /cpu_lecture/trunk/
8 picture quality slightly improved jsauermann 3909d 07h /cpu_lecture/trunk/
7 support multiple port sizes in make_mem jsauermann 3909d 09h /cpu_lecture/trunk/
6 support multiple port sizes in make_mem jsauermann 3909d 09h /cpu_lecture/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.