OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] [cpu_lecture/] [trunk/] [src/] - Rev 25

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 uart transmitter state handling improved jsauermann 3899d 22h /cpu_lecture/trunk/src/
24 write updated SP in interrupt opcode jsauermann 3923d 20h /cpu_lecture/trunk/src/
23 fixed bugs in interrupt vector jsauermann 3924d 23h /cpu_lecture/trunk/src/
22 aligned I/O port numbers to real mega8 jsauermann 3925d 05h /cpu_lecture/trunk/src/
21 fixed bug in Sign bit computation for SUB and CP instructions jsauermann 3926d 23h /cpu_lecture/trunk/src/
20 readability of 95xx instructions improved jsauermann 3958d 20h /cpu_lecture/trunk/src/
19 another bug in the decoding of two-cycle instructions fixed jsauermann 3958d 20h /cpu_lecture/trunk/src/
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 3961d 22h /cpu_lecture/trunk/src/
17 fixed missing carry flag for ROR instruction jsauermann 3965d 20h /cpu_lecture/trunk/src/
16 fixed missing RD_M signal for IN instruction jsauermann 3974d 22h /cpu_lecture/trunk/src/
15 fixed SP auto inc/dec problem jsauermann 3975d 00h /cpu_lecture/trunk/src/
14 fixed wrong Q_RSEL for LDD instruction jsauermann 3976d 20h /cpu_lecture/trunk/src/
13 fixed fault in LDD/STD decoding jsauermann 3977d 20h /cpu_lecture/trunk/src/
12 fixed bug in decoding of I/O address for SP jsauermann 3978d 20h /cpu_lecture/trunk/src/
11 fixed fault is BSET/BCLR instruction jsauermann 3980d 20h /cpu_lecture/trunk/src/
10 wait decoder fault fixed jsauermann 3981d 01h /cpu_lecture/trunk/src/
6 support multiple port sizes in make_mem jsauermann 3982d 04h /cpu_lecture/trunk/src/
2 initial check-in jsauermann 3986d 22h /cpu_lecture/trunk/src/

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.