OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] [cpu_lecture/] [trunk/] [src/] - Rev 25

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 uart transmitter state handling improved jsauermann 5135d 18h /cpu_lecture/trunk/src/
24 write updated SP in interrupt opcode jsauermann 5159d 17h /cpu_lecture/trunk/src/
23 fixed bugs in interrupt vector jsauermann 5160d 20h /cpu_lecture/trunk/src/
22 aligned I/O port numbers to real mega8 jsauermann 5161d 01h /cpu_lecture/trunk/src/
21 fixed bug in Sign bit computation for SUB and CP instructions jsauermann 5162d 19h /cpu_lecture/trunk/src/
20 readability of 95xx instructions improved jsauermann 5194d 16h /cpu_lecture/trunk/src/
19 another bug in the decoding of two-cycle instructions fixed jsauermann 5194d 16h /cpu_lecture/trunk/src/
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 5197d 18h /cpu_lecture/trunk/src/
17 fixed missing carry flag for ROR instruction jsauermann 5201d 16h /cpu_lecture/trunk/src/
16 fixed missing RD_M signal for IN instruction jsauermann 5210d 18h /cpu_lecture/trunk/src/
15 fixed SP auto inc/dec problem jsauermann 5210d 20h /cpu_lecture/trunk/src/
14 fixed wrong Q_RSEL for LDD instruction jsauermann 5212d 16h /cpu_lecture/trunk/src/
13 fixed fault in LDD/STD decoding jsauermann 5213d 16h /cpu_lecture/trunk/src/
12 fixed bug in decoding of I/O address for SP jsauermann 5214d 16h /cpu_lecture/trunk/src/
11 fixed fault is BSET/BCLR instruction jsauermann 5216d 16h /cpu_lecture/trunk/src/
10 wait decoder fault fixed jsauermann 5216d 22h /cpu_lecture/trunk/src/
6 support multiple port sizes in make_mem jsauermann 5218d 00h /cpu_lecture/trunk/src/
2 initial check-in jsauermann 5222d 18h /cpu_lecture/trunk/src/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.