OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] [cpu_lecture/] [trunk/] [src/] [alu.vhd] - Rev 21

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 fixed bug in Sign bit computation for SUB and CP instructions jsauermann 5158d 18h /cpu_lecture/trunk/src/alu.vhd
17 fixed missing carry flag for ROR instruction jsauermann 5197d 15h /cpu_lecture/trunk/src/alu.vhd
11 fixed fault is BSET/BCLR instruction jsauermann 5212d 15h /cpu_lecture/trunk/src/alu.vhd
2 initial check-in jsauermann 5218d 17h /cpu_lecture/trunk/src/alu.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.