OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] [cpu_lecture] - Rev 18

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 3926d 06h /cpu_lecture
17 fixed missing carry flag for ROR instruction jsauermann 3930d 04h /cpu_lecture
16 fixed missing RD_M signal for IN instruction jsauermann 3939d 06h /cpu_lecture
15 fixed SP auto inc/dec problem jsauermann 3939d 08h /cpu_lecture
14 fixed wrong Q_RSEL for LDD instruction jsauermann 3941d 04h /cpu_lecture
13 fixed fault in LDD/STD decoding jsauermann 3942d 04h /cpu_lecture
12 fixed bug in decoding of I/O address for SP jsauermann 3943d 04h /cpu_lecture
11 fixed fault is BSET/BCLR instruction jsauermann 3945d 04h /cpu_lecture
10 wait decoder fault fixed jsauermann 3945d 10h /cpu_lecture
9 renamed 'main' to 'hello' in build commands jsauermann 3946d 06h /cpu_lecture
8 picture quality slightly improved jsauermann 3946d 11h /cpu_lecture
7 support multiple port sizes in make_mem jsauermann 3946d 12h /cpu_lecture
6 support multiple port sizes in make_mem jsauermann 3946d 12h /cpu_lecture
5 support multiple port sizes in make_mem jsauermann 3946d 12h /cpu_lecture
4 initial check-in jsauermann 3950d 08h /cpu_lecture
3 initial check-in jsauermann 3950d 13h /cpu_lecture
2 initial check-in jsauermann 3951d 06h /cpu_lecture
1 The project and the structure was created root 3951d 07h /cpu_lecture

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.