OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] [cpu_lecture] - Rev 18

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 5172d 12h /cpu_lecture
17 fixed missing carry flag for ROR instruction jsauermann 5176d 11h /cpu_lecture
16 fixed missing RD_M signal for IN instruction jsauermann 5185d 12h /cpu_lecture
15 fixed SP auto inc/dec problem jsauermann 5185d 14h /cpu_lecture
14 fixed wrong Q_RSEL for LDD instruction jsauermann 5187d 10h /cpu_lecture
13 fixed fault in LDD/STD decoding jsauermann 5188d 10h /cpu_lecture
12 fixed bug in decoding of I/O address for SP jsauermann 5189d 10h /cpu_lecture
11 fixed fault is BSET/BCLR instruction jsauermann 5191d 11h /cpu_lecture
10 wait decoder fault fixed jsauermann 5191d 16h /cpu_lecture
9 renamed 'main' to 'hello' in build commands jsauermann 5192d 12h /cpu_lecture
8 picture quality slightly improved jsauermann 5192d 17h /cpu_lecture
7 support multiple port sizes in make_mem jsauermann 5192d 18h /cpu_lecture
6 support multiple port sizes in make_mem jsauermann 5192d 18h /cpu_lecture
5 support multiple port sizes in make_mem jsauermann 5192d 18h /cpu_lecture
4 initial check-in jsauermann 5196d 15h /cpu_lecture
3 initial check-in jsauermann 5196d 19h /cpu_lecture
2 initial check-in jsauermann 5197d 12h /cpu_lecture
1 The project and the structure was created root 5197d 14h /cpu_lecture

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.