OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] - Rev 25

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 uart transmitter state handling improved jsauermann 4036d 01h /
24 write updated SP in interrupt opcode jsauermann 4060d 00h /
23 fixed bugs in interrupt vector jsauermann 4061d 03h /
22 aligned I/O port numbers to real mega8 jsauermann 4061d 08h /
21 fixed bug in Sign bit computation for SUB and CP instructions jsauermann 4063d 02h /
20 readability of 95xx instructions improved jsauermann 4094d 23h /
19 another bug in the decoding of two-cycle instructions fixed jsauermann 4094d 23h /
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 4098d 01h /
17 fixed missing carry flag for ROR instruction jsauermann 4102d 00h /
16 fixed missing RD_M signal for IN instruction jsauermann 4111d 01h /
15 fixed SP auto inc/dec problem jsauermann 4111d 03h /
14 fixed wrong Q_RSEL for LDD instruction jsauermann 4112d 23h /
13 fixed fault in LDD/STD decoding jsauermann 4113d 23h /
12 fixed bug in decoding of I/O address for SP jsauermann 4114d 23h /
11 fixed fault is BSET/BCLR instruction jsauermann 4117d 00h /
10 wait decoder fault fixed jsauermann 4117d 05h /
9 renamed 'main' to 'hello' in build commands jsauermann 4118d 01h /
8 picture quality slightly improved jsauermann 4118d 06h /
7 support multiple port sizes in make_mem jsauermann 4118d 07h /
6 support multiple port sizes in make_mem jsauermann 4118d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.