OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] - Rev 25

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 uart transmitter state handling improved jsauermann 3823d 12h /
24 write updated SP in interrupt opcode jsauermann 3847d 11h /
23 fixed bugs in interrupt vector jsauermann 3848d 14h /
22 aligned I/O port numbers to real mega8 jsauermann 3848d 19h /
21 fixed bug in Sign bit computation for SUB and CP instructions jsauermann 3850d 13h /
20 readability of 95xx instructions improved jsauermann 3882d 10h /
19 another bug in the decoding of two-cycle instructions fixed jsauermann 3882d 10h /
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 3885d 12h /
17 fixed missing carry flag for ROR instruction jsauermann 3889d 11h /
16 fixed missing RD_M signal for IN instruction jsauermann 3898d 12h /
15 fixed SP auto inc/dec problem jsauermann 3898d 14h /
14 fixed wrong Q_RSEL for LDD instruction jsauermann 3900d 10h /
13 fixed fault in LDD/STD decoding jsauermann 3901d 10h /
12 fixed bug in decoding of I/O address for SP jsauermann 3902d 11h /
11 fixed fault is BSET/BCLR instruction jsauermann 3904d 11h /
10 wait decoder fault fixed jsauermann 3904d 16h /
9 renamed 'main' to 'hello' in build commands jsauermann 3905d 12h /
8 picture quality slightly improved jsauermann 3905d 17h /
7 support multiple port sizes in make_mem jsauermann 3905d 18h /
6 support multiple port sizes in make_mem jsauermann 3905d 18h /
5 support multiple port sizes in make_mem jsauermann 3905d 18h /
4 initial check-in jsauermann 3909d 15h /
3 initial check-in jsauermann 3909d 19h /
2 initial check-in jsauermann 3910d 12h /
1 The project and the structure was created root 3910d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.